2009 IEEE Swarm Intelligence Symposium 2009
DOI: 10.1109/sis.2009.4937845
|View full text |Cite
|
Sign up to set email alerts
|

Multi-swarm parallel PSO: Hardware implementation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
23
0

Year Published

2011
2011
2023
2023

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 28 publications
(23 citation statements)
references
References 18 publications
0
23
0
Order By: Relevance
“…To avoid data hazards, level 2 of the pipeline is used to specify the access priorities of the cache memory to exchange data, as shown in Fig.5. The conventional pipeline approaches [14]- [16], [18]- [25] and the enhanced pipeline approach [17] cannot avoid data hazards, since the multiple hardware modules need to access the cache memory, as respectively shown in Figs.5(a) and 5(b). In the above conventional pipeline approaches, the memory access and hardware calculation are controlled by the same control unit.…”
Section: Asynchronous Control Unitmentioning
confidence: 99%
See 4 more Smart Citations
“…To avoid data hazards, level 2 of the pipeline is used to specify the access priorities of the cache memory to exchange data, as shown in Fig.5. The conventional pipeline approaches [14]- [16], [18]- [25] and the enhanced pipeline approach [17] cannot avoid data hazards, since the multiple hardware modules need to access the cache memory, as respectively shown in Figs.5(a) and 5(b). In the above conventional pipeline approaches, the memory access and hardware calculation are controlled by the same control unit.…”
Section: Asynchronous Control Unitmentioning
confidence: 99%
“…The PFCB is classified as one of the core modules, since its calculation is more complex than that of other modules. [14]- [16], [18]- [25] (b) Enhanced pipeline approach [17] (c) Proposed two-level pipeline …”
Section: Asynchronous Control Unitmentioning
confidence: 99%
See 3 more Smart Citations