Multi level cell (MLC) in 3D crosspoint phase change memory array

Gong, N.

doi:10.1007/s11432-021-3184-5

Cited by 8 publications

(1 citation statement)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…[10] But for PCM, the storage density still needs to be improved to meet the increasing density demand. [11] There are several methods to realize PCMs with large storage capability, including feature size scaling down, [12] 3D (3D) stacking, [13,14] material doping modification, [15] and exploring new materials. [16] But it will bring thermal crosstalk, [17] a limited number of stacking layers, [18] and element separation issues.…”

Section: Introductionmentioning

confidence: 99%

Trade‐Off between Multilevel Characteristics and Power Consumption of High‐Aspect‐Ratio Phase‐Change Memory

Zhao

Tong

Miao

2023

Physica Rapid Research Ltrs

View full text Add to dashboard Cite

Storage density improvement is a key challenge for phase‐change memory (PCM) application for storage class memory (SCM). The high‐aspect‐ratio design in confined‐structure PCM enables controllable multilevel cell (MLC) operation. However, the increasing aspect‐ratio will cause too large energy consumption to successfully operate the PCM. The trade‐off of different aspect‐ratio sizes of Ge2Sb2Te5 (GST) nanowires (NWs) is investigated. Through COMSOL simulation and experiments, with the same Reset energy, the limit of aspect‐ratio decreases with increasing NWs lengths. In the meantime, larger Reset energy is required with a larger length for the same aspect‐ratio devices. Finally, the design range of the high aspect‐ratio is optimized in which the NWs length size is below 1.5 um and the aspect‐ratio ranges from 8:1 to 10:1. This work can provide guidance for the design of high‐aspect‐ratio 3D PCM with better MLC.

show abstract