Proceedings of the 2020 on Great Lakes Symposium on VLSI 2020
DOI: 10.1145/3386263.3406902
|View full text |Cite
|
Sign up to set email alerts
|

MSFRoute: Multi-Stage FPGA Routing for Timing Division Multiplexing Technique

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
2
1

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…Wire length has a decisive influence on the chip performance. Based on this situation, non-Manhattan structure, which can make full use of the routing resources and shorten the wire length, has become the mainstream model of global routing ( Zhu et al, 2020 ; Zhuang et al, 2020 ; Zhang et al, 2020b ).…”
Section: Introductionmentioning
confidence: 99%
“…Wire length has a decisive influence on the chip performance. Based on this situation, non-Manhattan structure, which can make full use of the routing resources and shorten the wire length, has become the mainstream model of global routing ( Zhu et al, 2020 ; Zhuang et al, 2020 ; Zhang et al, 2020b ).…”
Section: Introductionmentioning
confidence: 99%