MOVIE: a building block for the design of real time simulator of moving pictures compression algorithms

Barzic, R.; Bouville, Christian; Charot, François; Fol, G. Le; Lemonnier, Pascal; Wagner, Charles

doi:10.1109/asap.1995.522923

Cited by 3 publications

(3 citation statements)

References 15 publications

(3 reference statements)

Supporting

Mentioning

Contrasting

Order By: Relevance

“…one elementary processor is in charge of one column of pixels. Moreover block-based computation of the algorithm motivated the notion of group of processors as in [4] (or module) as illustrated in Figure 9 which gives an overview of the external architecture.…”

Section: Real-time Performancementioning

confidence: 99%

“…The algorithm uses the following equation to compute the motion vector of a region: (4) where N is the number of pixels of region R, ⑀ is the gain, The motion descriptor (tx, ty, k, ) is identified for one region. To obtain a good estimation, a method of estimation has been proposed in [19], which is decomposed into three alternating steps: the estimation based on the gradient method, a deterministic relaxation and a splitting step.…”

Section: Region-recursive Approach Based On Motion Modelingmentioning

confidence: 99%

See 1 more Smart Citation

Architectural Study of a Block-Recursive Motion Estimation Algorithm

1997

View full text Add to dashboard Cite

Section: Real-time Performancementioning

confidence: 99%

Section: Region-recursive Approach Based On Motion Modelingmentioning

confidence: 99%

Architectural Study of a Block-Recursive Motion Estimation Algorithm

1997

View full text Add to dashboard Cite

“…Other algorithms, like motion estimation, need communications between subarrays too. The inefficiency of the pure linear array of the SIMD processor approach in handling block-based computations motivated the notion of groups of processors [19]. Consequently, a special processor called PE was added to each subarray.…”

Section: The Movie Approachmentioning

confidence: 99%

Toward hardware building blocks for software-only real-time video processing: the MOVIE approach

Charot

Fol

Lemonnier

et al. 1999

IEEE Trans. Circuits Syst. Video Technol.

Self Cite

View full text Add to dashboard Cite

The goal of the movie very large-scale integration chip is to facilitate the development of software-only solutions for real-time video processing applications. This chip can be seen as a building block for single-instruction, multiple-data processing, and its architecture has been designed so as to facilitate high-level language programming. The basic architecture building block associates a subarray of computation processors with an I/O processor. A module can be seen as a small linear, systolic-like array of processing elements, connected at each end to the I/O processor. The module can communicate with its two nearest neighbors via two communication ports. The chip architecture also includes three 16-bit video ports. One important aspect in the programming environment is the C-stolic programming language. C-stolic is a C-like language augmented with parallel constructs, which allow the differentiation between the array controller variables (scalar variables) and the local variables in the array structure (systolic variables). A statement operating on systolic variables implies a simultaneous execution on all the cells of the structure. Implementation examples of movie-based architectures dealing with video compression algorithms are given.Index Terms-Code generation, single-instruction, multipledata (SIMD) architecture, systolic architecture, very large-scale integration (VLSI) circuit, video compression, video processing.

show abstract

<title>MOVIE: a hardware building block for software-only real-time video processing</title>

Barzic¹,

Bouville²,

Charot

et al. 1996

Digital Video Compression: Algorithms and Technologies 1996

View full text Add to dashboard Cite

The goal of the MOVIE VL5I chip is to facilitate the development of software-only solutions for real time video processing applications. This chip can be seen as a building block for SIMD arrays of processing elements and its architecture has been designed so as to facilitate high level language programming. The basic architecture building block associates a sub-array of computation processors with a I/o processor. A module can be seen as a small linear, systolic-like array of processing elements, connected at each end to the I/O processor. The module can communicate with its two nearest neighbours via two communication ports. The chip architecture also includes three 16-bit video ports. One important aspect in the programming environment is the C-stolic programming language. C-stolic is a C-like language augmented with parallel constructs which allow to differentiate between the array controller variables (scalar variables) and the local variables in the array structure (systolic variables). A statement operating on systolic variables implies a simultaneous execution on all the cells of the structure. Implementation examples of MOVIE-based architectures dealing with video compression algorithms are given.

show abstract

MOVIE: a building block for the design of real time simulator of moving pictures compression algorithms

Cited by 3 publications

References 15 publications

Architectural Study of a Block-Recursive Motion Estimation Algorithm

Architectural Study of a Block-Recursive Motion Estimation Algorithm

Toward hardware building blocks for software-only real-time video processing: the MOVIE approach

<title>MOVIE: a hardware building block for software-only real-time video processing</title>

Contact Info

Product

Resources

About