MONTAGE: An FPGA for synchronous and asynchronous circuits

Abstract

Field-programmable gate arrays are frequently used to implement system interfaces and glue logic. However, there has been little attention given to the special problems of these types of circuits in FPGA architectures. In this paper we describe Montage, a Triptych-based FPGA designed for implementing asynchronous logic and interfacing separately-clocked synchronous circuits. Asynchronous circuits have different requirements than synchronous circuits, which make standard FPGAs unusable for asynchronous applications. At the same time, many asynchronous design methodologies allow components with greatly different performance to be substituted for one another, making a design environment which migrates between FPGA, MPGA, and semi-custom implementations very attractive. Similar problems also exist for interfacing separately-clocked synchronous circuits. We discuss these problems, and demonstrate how the Montage FPGA satisfies the demands of these classes of circuits.

An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications

“…They often use the properties of asynchronous logic for high performance (high speed, low power, robustness, etc.). From the flexibility point of view, most of them are dedicated either to a specific asynchronous circuit style (PGA-STC [15], PAPA [16]), or to a dedicated application (MONTAGE [17], GALSA [18], STACC [19], and Speedster [20] FPGAs). For examples, PGA-STC was developed to implement twophase bundled-data systems such as micropipelines, GALSA for massively parallel computing architectures, STACC for reconfigurable computation, PAPA for fine-grain pipelines with a high throughput, and Speedster from Achronix is now the world's fastest FPGA.…”

FPGA Based System Login Security Lock Design Using Finite State Machine

“…FPGA are frequently used to implement system interfaces and glue logic. It can integrate large amounts of random logic, simple data paths and can be easily reprogrammed to reflect changes in system components [12]. The reprogrammable devices like field programmable gate arrays are highly alterative options for hardware implementations of algorithms.…”

High Density Asynchronous LUT Based on Non-volatile MRAM Technology

“…Various asynchronous FPGA architectures presented in the literature often use the properties of asynchronous logic for high performance (high speed, low power, robustness): (finegrain [1][2] [21], coarse grain [22][23][24]). In the most recently proposed asynchronous FPGA architectures, the logic block is designed assuming 1-out-2 4-phase protocol, and uses pipelines in the routing switches to increase the throughput.…”