1991
DOI: 10.1016/0743-7315(91)90045-b
|View full text |Cite
|
Sign up to set email alerts
|

Module to perform multiplication, division, and square root in systolic arrays for matrix computations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

1993
1993
2017
2017

Publication Types

Select...
3
3
1

Relationship

0
7

Authors

Journals

citations
Cited by 15 publications
(4 citation statements)
references
References 13 publications
0
4
0
Order By: Relevance
“…We now summarize the algorithm of the combined mcdule -mantissa part [5]. The range of the operands and results (mantissas only) is as shown in Table 1.…”
Section: The Algorithm Of the Combined Modulementioning
confidence: 99%
See 2 more Smart Citations
“…We now summarize the algorithm of the combined mcdule -mantissa part [5]. The range of the operands and results (mantissas only) is as shown in Table 1.…”
Section: The Algorithm Of the Combined Modulementioning
confidence: 99%
“…Moreover, since the results are produced in a digit-serial form, this form can be used in the communication among processors. performing the conversion to parallel form in the destination processor, as discussed further in [5]. During this conversion to parallel, the result is converted on-the-fly from redundant to conventional (2's complement or sign and magnitude) representation.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Consequently, the implementations are not capable of accepting a new square root instruction on every clock cycle. A systolic array implementation is described in [3].…”
Section: Srt-redundant Methodsmentioning
confidence: 99%