2005
DOI: 10.1109/temc.2005.847414
|View full text |Cite
|
Sign up to set email alerts
|

Modeling of Gapped Power Bus Structures for Isolation Using Cavity Modes and Segmentation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
21
0

Year Published

2005
2005
2015
2015

Publication Types

Select...
5
4

Relationship

2
7

Authors

Journals

citations
Cited by 43 publications
(21 citation statements)
references
References 22 publications
0
21
0
Order By: Relevance
“…In addition, the fast algorithm, together with a segmentation method we previously reported, can be easily applied to more complicated power bus structures whose patterns consist of several segments of rectangles [16], [17] and/or right-angled triangles [18], and is also applicable to via-connected power bus stacks [19].…”
Section: Discussionmentioning
confidence: 99%
“…In addition, the fast algorithm, together with a segmentation method we previously reported, can be easily applied to more complicated power bus structures whose patterns consist of several segments of rectangles [16], [17] and/or right-angled triangles [18], and is also applicable to via-connected power bus stacks [19].…”
Section: Discussionmentioning
confidence: 99%
“…A simpler way for practical applications can be found in Ref. (17). In the segmentation method, the interconnection between the segments is discretized into a finite number of ports, in which continuous voltage and current distributions along the interconnection are approximated by stepped functions.…”
Section: Segmentation Methodsmentioning
confidence: 99%
“…Another strategy to reduce the noise is to control resonances of the PDN by resistive edge termination of the PCB [27,28] or by selecting the location of the via ports in a manner that eliminates certain resonances [29], or employing ferrite beads [30]. Segmentation of the power plane into power islands was also used to decrease ground bounce [31,32] by using the higher impedance of the traces. In [24] it was proposed to etch a trench around the noise source and thus to create an island and to connect it to the rest of the board via inductors.…”
Section: Methods To Reduce Ssnmentioning
confidence: 99%
“…With this arrangement, the high-speed logic has less chance to pollute signal traces. Another strategy of power isolation is to split a power plane into power islands [32], [77]- [78]. As it was mentioned in Section 3.4, noisy components should be placed on separate islands, isolated from the rest of the board by an inductive and/or (small) resistive bridge.…”
Section: Novel Power Plane Geometrymentioning
confidence: 99%