Mixer topology selection for a 1.8 - 2.5 GHz multi-standard front-end in 0.18 μm CMOS

“…These designs achieve low-power and low-voltage performance despite their relative low CG and IIP due to the limited voltage swing across the IF load [7]- [16]. Therefore, a folded-switch topology has been proposed to reduce the supply voltage and power consumption while keeps high CG, IIP and port-to-port isolations, [17]- [23]. However, few studies discussed these important features related to low-voltage operation.…”

Section: Introductionmentioning

confidence: 99%

A 1-V 5-GHz Self-Bias Folded-Switch Mixer in 90-nm CMOS for WLAN Receiver

Chiou

Lin

Chen

et al. 2012

IEEE Trans. Circuits Syst. I

View full text Add to dashboard Cite

A 5 GHz double balanced mixer (DBM) is implemented in standard 90 nm CMOS low-power technology. A novel low-voltage self-bias current reuse technique is proposed in the RF transconductance stage to obtain better third-order intermodulation intercept point (IIP ) and conversion gain (CG) when considering the process variations. The DBM achieves a CG of 12 dB, a noise figure (NF) of 10.6 dB and port-to-port isolations of better than 50 dB. The input second-order (IIP ) and IIP are 48 dBm and 4 dBm, respectively. Two I/Q DBMs are then integrated with a differential low-noise amplifier (DLNA) and a poly-phase filter, to from a direct-conversion receiver (DCR). The DCR achieves a CG of 26 dB with an NF of 2.7 dB at 21 mW power consumption from a 1 V supply voltage. The port-to-port isolations are better than 50 dB. The IIP and the IIP of the DCR are 33 dBm and dBm, respectively.Index Terms-AC coupling, CMOS, current reuse, direct-conversion receiver, double balanced mixer, folded-switch mixer, low voltage.

show abstract

“…6). Simulated performance of the proposed mixer and the reported mixers [5][6][7][8][9][10] are given in Table 1. The performance of the proposed mixer can also be expressed by a figure of merit (FOM).…”

Section: Introductionmentioning

confidence: 99%

A Low-Power Performance of Double-Balanced Down-Conversion Mixer

Chen

Lin

2006

2006 International Conference on Communications, Circuits and Systems

View full text Add to dashboard Cite

An RF mixer with low-voltage high performance for 2.4 GHz ISM band applications is presented. The novel topology mixer leads to better performance in terms of linearity, noise and power consumption for low supply voltage.Designed in TSMC 0.18tm CMOS technology, the mixer achieves: 8.3dB power conversion gain; 8.0dB noise figure; 7dBm input third-order intercept point (IIP3); and only 3.8mW of power consumption from a 1V supply voltage.

show abstract

Mixer topology selection for a 1.8 - 2.5 GHz multi-standard front-end in 0.18 μm CMOS

Cited by 19 publications

References 7 publications

A low-power and high-linear double-balanced switching mixer

A low-power and high-linear double-balanced switching mixer

A 1-V 5-GHz Self-Bias Folded-Switch Mixer in 90-nm CMOS for WLAN Receiver

A Low-Power Performance of Double-Balanced Down-Conversion Mixer

Contact Info

Product

Resources

About