2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID) 2018
DOI: 10.1109/vlsid.2018.29
|View full text |Cite
|
Sign up to set email alerts
|

Mitigating Aperture Error in Pipelined ADCs Without a Front-end Sample-and-Hold Amplfier

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 17 publications
0
1
0
Order By: Relevance
“…However, the input buffer in front of the pipelined stages should be linear enough to reduce the impact on the whole ADC performance. Besides, due to the timing skew and bandwidth mismatch between two sampling networks, the input signal sampled by the multiplying digital-to-analog converter (MDAC) and sub-ADC of the first pipelined stage can be different after removing the front-end SHA, which is called as aperture-error, may also deteriorate the perfor-mance of the pipelined ADC [18].…”
Section: Introductionmentioning
confidence: 99%
“…However, the input buffer in front of the pipelined stages should be linear enough to reduce the impact on the whole ADC performance. Besides, due to the timing skew and bandwidth mismatch between two sampling networks, the input signal sampled by the multiplying digital-to-analog converter (MDAC) and sub-ADC of the first pipelined stage can be different after removing the front-end SHA, which is called as aperture-error, may also deteriorate the perfor-mance of the pipelined ADC [18].…”
Section: Introductionmentioning
confidence: 99%