2004
DOI: 10.1117/12.547765
|View full text |Cite
|
Sign up to set email alerts
|

Missile signal processing common computer architecture for rapid technology upgrade

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2005
2005
2016
2016

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…Experiments According to open source data, the processing power of a missile is in the order of a Quad Core PowerPC G4 from the 74xx processor family and ATR algorithms for missiles are implemented in C/C++ [38]. The SPR is developed in MATLAB 2015a and the processing platform for all trials is an AMD Dual Core 2.1 GHz laptop exploiting a single core.…”
Section: Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…Experiments According to open source data, the processing power of a missile is in the order of a Quad Core PowerPC G4 from the 74xx processor family and ATR algorithms for missiles are implemented in C/C++ [38]. The SPR is developed in MATLAB 2015a and the processing platform for all trials is an AMD Dual Core 2.1 GHz laptop exploiting a single core.…”
Section: Methodsmentioning
confidence: 99%
“…Hence, the overall processing gain of a final missile implementation is x22 up to x1250. That gain increases even more if ordinary processors are According to future upgrades to the US Navy SM-3 missile, proposed by the MIT Lincoln Laboratory [38], the desired missile latency should be 16.7ms which we adopt in our paper. Considering the aforementioned processing gain due to the platform, the coding differences and the desired this latency, we set an upper processing time limit of 500ms for our developing platform.…”
Section: Methodsmentioning
confidence: 99%