1988
DOI: 10.1049/ip-b.1988.0030
|View full text |Cite
|
Sign up to set email alerts
|

Microprocessor implementation of new optimal PWM switching strategies

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
15
0

Year Published

2004
2004
2016
2016

Publication Types

Select...
5
4

Relationship

0
9

Authors

Journals

citations
Cited by 46 publications
(16 citation statements)
references
References 0 publications
0
15
0
Order By: Relevance
“…The high frequency carrier signal is generated using an up-down counter which is readily available in microcontrollers for motion control. The programmed PWM, on the other hand, is implemented by storing offline calculated commutation angles in lookup tables and then recalled for PWM generation using dedicated digital logic circuit [8], [13], [14]. Therefore the microcontrollers that have digital hardware catered for carrier based PWM and cannot be easily modified for programmed PWM generation.…”
Section: Introductionmentioning
confidence: 99%
“…The high frequency carrier signal is generated using an up-down counter which is readily available in microcontrollers for motion control. The programmed PWM, on the other hand, is implemented by storing offline calculated commutation angles in lookup tables and then recalled for PWM generation using dedicated digital logic circuit [8], [13], [14]. Therefore the microcontrollers that have digital hardware catered for carrier based PWM and cannot be easily modified for programmed PWM generation.…”
Section: Introductionmentioning
confidence: 99%
“…6 indicates that the feedback gain K f acting through the frequency W R has been operative through Eqs. (6), (8) and Fig. 7, and Kp = 0.0625 in Fig 8. As expected, the decrease in K p reduces the damping of the transients as a comparision between Fig.…”
Section: Resultsmentioning
confidence: 96%
“…, (7) and(8) to compute the voltage angle 6 and the angular frequency w~ based on the value of the dc link voltage Vdc.Processor P 3 manages the interface with the HVdc converter. It controls the sampling of dc link voltage v d , and current Idc.In addition, it computes the pulse width data for the 4 timers of the PWM Counter by using the output 6 and WR from P2, and the output V, from PI.Data ExchangeFig.…”
mentioning
confidence: 99%
“…The valves are activated by the multiprocesor system through the opto-couplers and base drivers. The "four timer" method [15] was used to implement sinusoidal PWM (SPWM) for generating the timing sequence for switching. In this illustrative application, the converter acts as a voltage regulator.…”
Section: Illustrative Applicationmentioning
confidence: 99%