ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)
DOI: 10.1109/iscas.1999.777895
|View full text |Cite
|
Sign up to set email alerts
|

Methodology for analog technology porting including performance tuning

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
12
0

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 17 publications
(12 citation statements)
references
References 6 publications
0
12
0
Order By: Relevance
“…For the value ranges v L i , v U i of x i , we again reuse the design knowledge in the source system. For the value ranges, we define them by first scaling the nominal values of the design variables in the source design to obtain an initial target design [7] and then uniformly construct an interval range with the scaled nominal values being the center of the interval range. For scaling, the principle is that the DC voltages at all nodes in the circuit blocks are scaled by VDD,T VDD,S and transistor widths/lengths scaled so that the small-signal transconductance g m of a transistor in the target design is the same as that in the source design (V DD stands for power supply, subscript T for target technology and S for source technology).…”
Section: The Proposed Analog Design Retargeting Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…For the value ranges v L i , v U i of x i , we again reuse the design knowledge in the source system. For the value ranges, we define them by first scaling the nominal values of the design variables in the source design to obtain an initial target design [7] and then uniformly construct an interval range with the scaled nominal values being the center of the interval range. For scaling, the principle is that the DC voltages at all nodes in the circuit blocks are scaled by VDD,T VDD,S and transistor widths/lengths scaled so that the small-signal transconductance g m of a transistor in the target design is the same as that in the source design (V DD stands for power supply, subscript T for target technology and S for source technology).…”
Section: The Proposed Analog Design Retargeting Methodsmentioning
confidence: 99%
“…Second, how to avoid time-consuming manual design and tuning? In [7], to reuse the source design, scaling of transistor widths/lengths in the source system is performed to arrive at an initial design in the target technology. Then, a manual design method based on qualitative reasoning is used to size the initial target design until the overall system performance parameter achieves the specification.…”
Section: Introductionmentioning
confidence: 99%
“…Design reuse based on an original working design has been investigated in [2], where circuit porting is suggested through qualitative reasoning. First, an initial scaling step generates a starting point in the new technology by readjusting the bias currents and transistor widths relative to the minimum length with a constant constraint.…”
Section: Circuit Migrationmentioning
confidence: 99%
“…• Handling complex functions rather than simple cells. Migration methodologies based on an original design [1], [2] make the following basic assumption: process variations are the same in both source and target processes. There is no special handling of design corners.…”
Section: A Sample Circuit Migration Flowmentioning
confidence: 99%
See 1 more Smart Citation