1994
DOI: 10.1007/3-540-58179-0_53
|View full text |Cite
|
Sign up to set email alerts
|

Methodology and system for practical formal verification of reactive hardware

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
17
0

Year Published

2000
2000
2009
2009

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 34 publications
(17 citation statements)
references
References 8 publications
0
17
0
Order By: Relevance
“…Given a system S and a formula in their logic, one can ask whether there is an assignment to the variables for which the system satisfies the formula, with the expected interpretation of the bounded operators. 3 Our logic is obtained by restricting the logic studied in [1] to parameterized eventualities with only upper bounds. By a complex pumping argument, Alur et al show that model checking of formulas in their logic can be reduced to model checking of LTL by setting the parameters to constant that depend on the direction of the inequality and the type of operator.…”
Section: Prompt Linear Temporal Logicmentioning
confidence: 99%
See 1 more Smart Citation
“…Given a system S and a formula in their logic, one can ask whether there is an assignment to the variables for which the system satisfies the formula, with the expected interpretation of the bounded operators. 3 Our logic is obtained by restricting the logic studied in [1] to parameterized eventualities with only upper bounds. By a complex pumping argument, Alur et al show that model checking of formulas in their logic can be reduced to model checking of LTL by setting the parameters to constant that depend on the direction of the inequality and the type of operator.…”
Section: Prompt Linear Temporal Logicmentioning
confidence: 99%
“…This has given rise to formalisms in which the eventually operator F is replaced by a bounded-eventually operator F ≤k . The operator is parameterized by some k ≥ 0, and it bounds the wait time to k [3,12]. Since we assume that time is discrete, the operator F ≤k is simply a syntactic sugar for an expression in which the next operator X is nested.…”
Section: Introductionmentioning
confidence: 99%
“…Temporal logic has led to the development of algorithmic methods for reasoning about reactive systems [CGP99]. In particular, temporal logic model checking enjoys a substantial and growing use in industrial applications [BBG¨94].…”
Section: ¢ ¥ ¤ ¦ ¡ § £mentioning
confidence: 99%
“…This has given rise to formalisms in which the eventually operator F is replaced by a bounded-eventually operator F ≤k . The operator is parameterized by some k ≥ 0, and it bounds the wait time to k [8,33]. In the context of discrete-time systems, the operator F ≤k is simply syntactic sugar for an expression in which the next operator X is nested.…”
Section: Digression: What Is Linear Time Logic?mentioning
confidence: 99%