Method for reducing of noise by improving signal-to-noise-ratio in wireless LAN

Seshadri, Ravi; Penchalaiah, N.

doi:10.48550/arxiv.1110.2267

The platform will undergo maintenance on Sep 14 at about 7:45 AM EST and will be unavailable for approximately 2 hours.

2011

DOI: 10.48550/arxiv.1110.2267

|View full text |Cite

Preprint

Method for reducing of noise by improving signal-to-noise-ratio in wireless LAN

Ravi Seshadri¹,

N. Penchalaiah²

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2018

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 3 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Signal-to-noise Ratio Study on Pipelined Fast Fourier Transform Processor

et al. 2018

View full text Add to dashboard Cite

Fast Fourier transform (FFT) processor is a prevailing tool in converting signal in time domain to frequency domain. This paper provides signal-to-noise ratio (SNR) study on 16-point pipelined FFT processor implemented on field-programable gate array (FPGA). This processor can be used in vast digital signal applications such as wireless sensor network, digital video broadcasting and many more. These applications require accuracy in their data communication part, that is why SNR is an important analysis. SNR is a measure of signal strength relative to noise. The measurement is usually in decibles (dB). Previously, SNR studies have been carried out in software simulation, for example in Matlab. However, in this paper, pipelined FFT and SNR modules are developed in hardware form. SNR module is designed in Modelsim using Verilog code before implemented on FPGA board. The SNR module is connected directly to the output of the pipelined FFT module. Three different pipelined FFT with different architectures were studied. The result shows that SNR for radix-8 and R4SDC FFT architecture design are above 40dB, which represent a very excellent signal. SNR module on the FPGA and the SNR results of different pipelined FFT architecture can be consider as the novelty of this paper.

show abstract

Signal-to-noise Ratio Study on Pipelined Fast Fourier Transform Processor

et al. 2018

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

hi@scite.ai

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Method for reducing of noise by improving signal-to-noise-ratio in wireless LAN

Cited by 1 publication

References 3 publications

Signal-to-noise Ratio Study on Pipelined Fast Fourier Transform Processor

Signal-to-noise Ratio Study on Pipelined Fast Fourier Transform Processor

Contact Info

Product

Resources

About