[1990] Proceedings. The 17th Annual International Symposium on Computer Architecture
DOI: 10.1109/isca.1990.134503
|View full text |Cite
|
Sign up to set email alerts
|

Memory consistency and event ordering in scalable shared-memory multiprocessors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
140
0
1

Publication Types

Select...
6
3

Relationship

0
9

Authors

Journals

citations
Cited by 322 publications
(141 citation statements)
references
References 6 publications
0
140
0
1
Order By: Relevance
“…Eager release consistency (ERC, originally known simply as "release consistency"), first proposed by Gharachorloo, et al [11], is a scheme that guarantees the consistency of data only at specific points during a program's operation. The programmer is responsible for writing a "properly labeled program" that correctly designates when shared data will reflect the most recent available changes and to enter and exit sections at appropriate times to ensure consistency.…”
Section: Causal Consistencymentioning
confidence: 99%
“…Eager release consistency (ERC, originally known simply as "release consistency"), first proposed by Gharachorloo, et al [11], is a scheme that guarantees the consistency of data only at specific points during a program's operation. The programmer is responsible for writing a "properly labeled program" that correctly designates when shared data will reflect the most recent available changes and to enter and exit sections at appropriate times to ensure consistency.…”
Section: Causal Consistencymentioning
confidence: 99%
“…On the other hand, weak memory models (e.g., release consistency [12]) grant improved performance, but allow the memory to return unexpected values. It is the duty of the programmer, using explicit synchronization techniques, to provide algorithmic semantics equivalent to the sequential model.…”
Section: Memory Consistency Modelmentioning
confidence: 99%
“…Therefore, any synchronized memory model that provides exclusive access cannot be interconnected. As a result, we have that memory models such as the eager release [15], the lazy release [19], the entry [11] or the scope [17] can not be interconnected.…”
Section: Non-fast Consistency Modelsmentioning
confidence: 99%