2021
DOI: 10.48550/arxiv.2102.01764
|View full text |Cite
Preprint
|
Sign up to set email alerts
|

MANA: Microarchitecting an Instruction Prefetcher

Ali Ansari,
Fatemeh Golshan,
Pejman Lotfi-Kamran
et al.

Abstract: Sciences (IPM), IranL1 instruction (L1-I) cache misses are a source of performance bottleneck. Sequential prefetchers are simple solutions to mitigate this problem; however, prior work has shown that these prefetchers leave considerable potentials uncovered. This observation has motivated many researchers to come up with more advanced instruction prefetchers. In 2011, Proactive Instruction Fetch (PIF) showed that a hardware prefetcher could effectively eliminate all of the instruction-cache misses. However, it… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 31 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?