Low-voltage and low-power Ku-band CMOS LNA using capacitive feedback

Soleimani, Farhad; Shamsi, Hossein

doi:10.1007/s10470-021-01922-y

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2023

2024

Publication Types

Select...

Article2

Preprint1

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

References 24 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

On the design of an ultra-low-power ultra-low-voltage inverter-based OTA

Khanof,

Shamsi

2024

AEU - International Journal of Electronics and Communications

View full text Add to dashboard Cite

On the design of an ultra-low-power ultra-low-voltage inverter-based OTA

Khanof,

Shamsi

2024

AEU - International Journal of Electronics and Communications

View full text Add to dashboard Cite

On the Design of an Ultra-Low-Power Ultra-Low-Voltage Inverter-Based Ota

Khanof,

Shamsi

2023

Preprint

View full text Add to dashboard Cite

A Ku band low-voltage and low-power CMOS low-noise amplifier with bulk isolation techniques

Guo,

Liu

2024

Journal of Electrical Engineering

View full text Add to dashboard Cite

In this paper, a broadband(12-18G) low-noise amplifier (LNA) using 65-nm CMOS technology for satellite communication is presented. This LNA was designed in a cascode common source with inductive degeneration topology. In addition, the bulk isolation technique is employed to make the proposed LNA have a higher gain. Furthermore, a two-stage cascaded configuration combined with inductive parallel peaking technology is utilized to make the LNA achieve a wide operating band. For validation, we design this LNA in a 65nm CMOS technology. The simulated results show that S21 of 17.7dB ± 0.5dB, the input/output return loss of -10dB to -33dB and -12dB to -23dB, respectively. It offers the minimum noise figure (NF) performance of 3.33dB, reverse isolation(S12) better than 60dB, and third-order input point (IIP3) of -22.8 dBm obtained over the band of interest. Excluding the output buffer stage, the LNA is consuming 5.1 mW at a supply voltage of 0.8V and its layout area occupies 0.205 mm2.

show abstract

Low-voltage and low-power Ku-band CMOS LNA using capacitive feedback

Cited by 3 publications

References 24 publications

On the design of an ultra-low-power ultra-low-voltage inverter-based OTA

On the design of an ultra-low-power ultra-low-voltage inverter-based OTA

On the Design of an Ultra-Low-Power Ultra-Low-Voltage Inverter-Based Ota

A Ku band low-voltage and low-power CMOS low-noise amplifier with bulk isolation techniques

Contact Info

Product

Resources

About