Low-Power Neuromorphic Hardware for Signal Processing Applications: A Review of Architectural and System-Level Design Approaches

Abstract

Machine learning has emerged as the dominant tool for implementing complex cognitive tasks that require supervised, unsupervised, and reinforcement learning. While the resulting machines have demonstrated in some cases even super-human performance, their energy consumption has often proved to be prohibitive in the absence of costly super-computers. Most state-of-the-art machine learning solutions are based on memory-less models of neurons. This is unlike the neurons in the human brain that encode and process information using temporal information in spike events. The different computing principles underlying biological neurons and how they combine together to efficiently process information is believed to be a key factor behind their superior efficiency compared to current machine learning systems. Inspired by the time-encoding mechanism used by the brain, third generation spiking neural networks (SNNs) are being studied for building a new class of information processing engines.Modern computing systems based on the von Neumann architecture, however, are ill-suited for efficiently implementing SNNs, since their performance is limited by the need to constantly shuttle data between physically separated logic and memory units. Hence, novel computational architectures that address the von Neumann bottleneck are necessary in order to build systems that can implement SNNs with low energy budgets. In this paper, we review some of the architectural and system level design aspects involved in developing a new class of braininspired information processing engines that mimic the time-based information encoding and processing aspects of the brain.

Learning Without Feedback: Fixed Random Learning Signals Allow for Feedforward Training of Deep Neural Networks

“…Furthermore, DRTP could come in line with recent findings in cortical areas that reveal the existence of output-independent target signals in the dendritic instructive pathways of intermediate-layer neurons (Magee and Grienberger, 2020 ). Understanding the mechanisms of synaptic plasticity is critical in the field of neuromorphic engineering, which aims at porting biological computational principles to hardware toward higher energy efficiency (Thakur et al, 2018 ; Rajendran et al, 2019 ). However, even simple local bio-inspired learning rules such as spike-timing-dependent plasticity (STDP) (Bi and Poo, 1998 ) can lead to non-trivial hardware requirements, which currently hinders adaptive neuromorphic systems from reaching high-density large-scale integration (Frenkel et al, 2019b ).…”

Event-Based Vision: A Survey

“…The following processors (Table 4) have the most mature developer workflows, combined with the widest availability of standalone systems. More details are given in [229], [230].…”

A Codesigned Integrated Photonic Electronic Neuron

“…Indeed, general purpose graphical processing units (GPGPUs) have been identified as particularly suitable for implementing the parallel computing tasks typical of ANNs, and contributed significantly to their current success in real application scenarios [6]. Recently, field-programmable gate arrays (FPGAs) and digital or mixed-signal application-specific integrated circuits (ASICs) [7]- [9] have been specifically designed to implement ANN computations, improving both speed and energy efficiency for learning tasks. To this aim, these novel electronic solutions focus on advanced numerical representations and memory architectures suitable for highspeed matrix multiplications, and on a very high bidirectional off-chip bandwidth (exceeding 1 Tb/s) to enable model and data parallelism.…”