Low-power high-speed on-chip asynchronous Wave-pipelined CML SerDes

Jaiswal, AK; Walk, Dominik; Fang, Yuan

doi:10.1109/socc.2014.6948891

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2017

2023

Publication Types

Select...

Article3

Book1

Other1

Relationship

Self Cite0

Independent5

Authors

Journals

Cited by 5 publications

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

An improved current mode logic latch for high‐speed applications

Kumawat

Upadhyay

Sharma

et al. 2019

Int J Communication

View full text Add to dashboard Cite

SummaryIn this paper, an improved current mode logic (CML) latch design is proposed for high‐speed on‐chip applications. Transceivers use various methods in fast data transmission in wireless/wire‐line application. For an asynchronous transceiver, the improved CML latch is designed using additional NMOS transistors in conventional CML latch which helps to boost the output voltage swing. The proposed low‐power CML latch‐based frequency divider is compatible for higher operating frequency (16 GHz). Next, the delay model is also developed based on small signal equivalent circuit for the analysis of the proposed latch. The output voltage behavior of the proposed latch is analyzed using 180‐nm standard CMOS technology.

show abstract