Low power design of ultra wideband PLL using 90 nm CMOS technology

Abstract

<span>The rapid growth of the electronic system has become one of the challenges in the high performance of Very Large Scale Integration (VLSI) design and has contributed to the evolution of Phase Locked Loop (PLL) system design as one of the inevitable and significant necessities in the modern days. This design focus on the development of PLL system that can operate at a high performance within the Ultra-Wideband (UWB) frequency but consume low power that may be useful for future device implementation in the communication system. All proposed sub modules of PLL is highly suitable for low power and high speed application as each of them consumes overall power consumption around 2 µW until 1 mW with frequency from 3.1 GHz to 10.6 GHz. All the design architecture, schematic, simulation and analysis are implemented using Synopsys Tool in 90 nm CMOS technology. Through the overall analysis, it can be concluded that this proposed sub modules design of the PLL system has better performance compared to previous work in terms of power consumption and frequency.</span>

Design of a high-speed MCML D-Latch at 0.6 V in 45 nm CMOS technology

“…In phase locked loop (PLL), MCML can be used for high-speed applications using hybrid current starved ring voltage-controlled oscillator (VCO) [11]. Design of high-speed phase frequency detector (HSPFD) achieves low power and wideband PLL [12]. All digital PLL (ADPLL) is also used for digital communication applications [13], [14].…”

Architectural framework and register-transfer level design synthesis for cost-effective smart eyewear

“…The proposed clock-gated pulse-triggered DFF (CGPT_DFF) in [12] can be considered in the implementation of the timer block of our proposed design. A prototype model to link IoT with hardware applications is also provided by [13]. It motivated for the idea of an upgraded lifestyle, which is the main objective this research.…”