2021 IEEE 32nd International Conference on Microelectronics (MIEL) 2021
DOI: 10.1109/miel52794.2021.9569170
|View full text |Cite
|
Sign up to set email alerts
|

Low Noise High Linearity Current Readout Topologies for Potentiostat Circuitry

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…Depending on the direction of the current, either a PMOS or NMOS current mirror is enabled to copy the current to the output branch. Different from other conventional CC architectures [32] [33], this circuit ensures constant drain-source voltages of the mirroring transistors to improve current mirroring accuracy and to avoid the channel modulation effect. Regulating circuits, consisting of transistors M 3 and M 4 , are built to fix the drain voltage of M 5 and M 6 to VP cas and VN cas , respectively.…”
Section: A the Potentiostat And Current Conveyormentioning
confidence: 99%
“…Depending on the direction of the current, either a PMOS or NMOS current mirror is enabled to copy the current to the output branch. Different from other conventional CC architectures [32] [33], this circuit ensures constant drain-source voltages of the mirroring transistors to improve current mirroring accuracy and to avoid the channel modulation effect. Regulating circuits, consisting of transistors M 3 and M 4 , are built to fix the drain voltage of M 5 and M 6 to VP cas and VN cas , respectively.…”
Section: A the Potentiostat And Current Conveyormentioning
confidence: 99%