2014 IEEE 14th Topical Meeting on Silicon Monolithic Integrated Circuits in Rf Systems 2014
DOI: 10.1109/sirf.2014.6828514
|View full text |Cite
|
Sign up to set email alerts
|

Low loss 67-GHz coplanar waveguides and spiral inductors on 100 kΩcm gold-doped high resistivity Cz-Silicon

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2020
2020

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 11 publications
0
1
0
Order By: Relevance
“…Deep level compensation technique has showed its capabilities to improve the RF performances of the substrate by reducing attenuation from 0.8 dB/mm to 0.3 dB/mm [17], for CPW fabricated on gold doped silicon and standard silicon respectively. Resistivities arround 100 kΩ.cm have been reached for gold doped silicon substrate [18]. It was also shown that this technique can supress the PSC effects and eliminate the bias dependence [11], however the non-linearities of the gold-doped silicon substrate and its performances under large RF signal have not been reported in the literature yet.…”
Section: Introductionmentioning
confidence: 99%
“…Deep level compensation technique has showed its capabilities to improve the RF performances of the substrate by reducing attenuation from 0.8 dB/mm to 0.3 dB/mm [17], for CPW fabricated on gold doped silicon and standard silicon respectively. Resistivities arround 100 kΩ.cm have been reached for gold doped silicon substrate [18]. It was also shown that this technique can supress the PSC effects and eliminate the bias dependence [11], however the non-linearities of the gold-doped silicon substrate and its performances under large RF signal have not been reported in the literature yet.…”
Section: Introductionmentioning
confidence: 99%