Low-Latency Bit-Accurate Architecture for Configurable Precision Floating-Point Division

Abstract

Floating-point division is indispensable and becoming increasingly important in many modern applications. To improve speed performance of floating-point division in actual microprocessors, this paper proposes a low-latency architecture with a multi-precision architecture for floating-point division which will meet the IEEE-754 standard. There are three parts in the floating-point division design: pre-configuration, mantissa division, and quotient normalization. In the part of mantissa division, based on the fast division algorithm, a Predict–Correct algorithm is employed which brings about more partial quotient bits per cycle without consuming too much circuit area. Detailed analysis is presented to support the guaranteed accuracy per cycle with no restriction to specific parameters. In the synthesis using TSMC, 90 nm standard cell library, the results show that the proposed architecture has ≈63.6% latency, ≈30.23% total time (latency × period), ≈31.8% total energy (power × latency × period), and ≈44.6% efficient average energy (power × latency × period/efficient length) overhead over the latest floating-point division structure. In terms of latency, the proposed division architecture is much faster than several classic processors.

Low-Latency Hardware Implementation of High-Precision Hyperbolic Functions Sinhx and Coshx Based on Improved CORDIC Algorithm

“…As Figure 9 demonstrates, e input_num = x_in + y_in. Furthermore, e −input_num = 1/e input_num .The computation of e −input_num is implemented through the Predict-Correct algorithm in[33] with p = 113, q = 113, m = 11, n = 3 and t = 3. After obtaining e −input_num and e input_num , the two desired hyperbolic functions sinh(input_num) and cosh(input_num) can be attained with(21) and(22).…”