2016
DOI: 10.1007/978-3-319-48429-7_28
|View full text |Cite
|
Sign up to set email alerts
|

Loop Nest Tiling for Image Processing and Communication Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2017
2017

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 18 publications
0
1
0
Order By: Relevance
“…Tiling is a vital technique to gain both data locality and coarse-grained parallelization of loop nests [23,24]. Parsa et al [25] presented a genetic algorithm (GA) to tile the iteration space of the nested loops with more than three dimensions.…”
Section: Relatedmentioning
confidence: 99%
“…Tiling is a vital technique to gain both data locality and coarse-grained parallelization of loop nests [23,24]. Parsa et al [25] presented a genetic algorithm (GA) to tile the iteration space of the nested loops with more than three dimensions.…”
Section: Relatedmentioning
confidence: 99%