2011
DOI: 10.1007/978-3-642-25578-6_20
|View full text |Cite
|
Sign up to set email alerts
|

Lightweight Implementations of SHA-3 Candidates on FPGAs

Abstract: Abstract. The NIST competition for developing the new cryptographic hash algorithm SHA-3 has entered its third round. One evaluation criterion is the ability of the candidate algorithm to be implemented on resource-constrained platforms. This includes FPGAs for embedded and hand-held devices. However, there has not been a comprehensive set of lightweight implementations for FPGAs reported to date. We hope to fill this gap with this paper in which we present lightweight implementations of all SHA-3 finalists an… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

1
21
0
1

Year Published

2011
2011
2022
2022

Publication Types

Select...
6
3

Relationship

0
9

Authors

Journals

citations
Cited by 35 publications
(23 citation statements)
references
References 15 publications
(25 reference statements)
1
21
0
1
Order By: Relevance
“…Compared with SHA-1, SHA-2 will consume some more energy in the hardware implementation [16]. Now, a lot of work has been done to optimize the hardware implementation of SHA-2 and SHA-3 on the resource-constrained hardware platforms [17][18][19][20][21]. For example, when computing a message digest by a SHA-2, the energy consumption is always below 5 J per message block [18].…”
Section: Resultsmentioning
confidence: 99%
“…Compared with SHA-1, SHA-2 will consume some more energy in the hardware implementation [16]. Now, a lot of work has been done to optimize the hardware implementation of SHA-2 and SHA-3 on the resource-constrained hardware platforms [17][18][19][20][21]. For example, when computing a message digest by a SHA-2, the energy consumption is always below 5 J per message block [18].…”
Section: Resultsmentioning
confidence: 99%
“…In the next clock cycle, the input data is 01, 12, 23, and 30, and the corresponding result is labeled as 01 , 11 (and 21 , and 31 ) and so on. In total 8 clock cycles (clk [25][26][27][28][29][30][31][32] are required to complete the MixColumnsSerial layer using (χ) 2 , 4 clock cycles (clk 9-12 in Table 8) when using (χ) 4 , and 16 clock cycles (clk 9-24 in Table 7) when using (χ), respectively. The next round starts with the SrSc state (clk 9) and inputs 00 and 11 .…”
Section: Serialized Using Srl16smentioning
confidence: 99%
“…Highspeed implementations have been reported by J. Strömbergson [39], B. Baldwin et al [3], E. Homsirikamol et al [22], K. Kobayashi et al [31], F. Gürkaynak et al [20], and K. Gaj et al [16,17]. Low-area FPGA designs have been presented by S. Kerckhof et al [29], J.-P. Kaps et al [26], and B. Jungk and J. Apfelbeck [25].…”
Section: Hash Functions For Rfidmentioning
confidence: 99%