Kamel: IP-XACT compatible intermediate meta-model for IP generation

Rautakoura, Antti; Kayra, Matti; Hämäläinen, Timo D.; Ecker, Wolfgang; Pekkarinen, Esko; Teuho, Mikko

doi:10.1109/dsd51259.2020.00060

Cited by 4 publications

(1 citation statement)

References 16 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…We choose this block like representation of the IP-XACT standard [21]to facilitate their comprehension, and communication in the phase of integration in a platform to create a System on Chips, and to increase the automation of IP development and getting the automatic code generation to implement Intellectual Property (IP) blocks for System on Chip (SoC). The elements contained in the component schema are intended for describing as many different kinds of IP cores as possible, but it is obvious that not all of them will be required in all instances [22]. Each module consisting of several codes Files providing functionality in the IP.…”

Section: Graphical Representation Of An Ipmentioning

confidence: 99%

A fast prototype for modeling IP cores using in SoC with UML Marte.

Youcef

Rachid

2021

IJCAI

View full text Add to dashboard Cite

Section: Graphical Representation Of An Ipmentioning

confidence: 99%

A fast prototype for modeling IP cores using in SoC with UML Marte.

Youcef

Rachid

2021

IJCAI

View full text Add to dashboard Cite

A Survey on System-on-a-Chip Design Using Chisel HW Construction Language

Kayra

Hämäläinen

2021

IECON 2021 – 47th Annual Conference of the IEEE Industrial Electronics Society

View full text Add to dashboard Cite

Does SoC Hardware Development Become Agile by Saying So: A Literature Review and Mapping Study

Rautakoura

Hämäläinen

2023

ACM Trans. Embed. Comput. Syst.

View full text Add to dashboard Cite

The success of agile development methods in software development has raised interest in System-on-Chip (SoC) design, which involves high architectural and development process complexity under time and project management pressure. This paper discovers the current state of agile hardware development with the questions 1) how well literature covers the SoC development process, 2) what agile methods and practices are applied, or 3) what proposals are made to increase the agility, and 4) what is the impact for the SoC community. To answer the questions, a mapping study and literature review were performed. 730 papers were first studied, and eventually, after a rigorous filtering process, 25 papers were thoroughly analyzed. The results show that the popular agile SW development methods are applied in five cases, ideas adapted from the Agile Hardware Manifesto in nine cases, and eleven cases do not define the Agile HW development method. Most of the papers address shorter development time by better methodologies and tools that indirectly shape the SoC development towards agility. The focus of agile hardware development is mostly on the SoC artifacts and methodological improvements have not been quantified. However, the literature indicates a significant impact on many academic chip prototypes. The challenges are better understood and the interest in agile methods is clearly increasing. The methodological gaps in the prevalent situation encourage further research and more accurate reporting of the development in addition to the SoC artifacts.

show abstract

Kamel: IP-XACT compatible intermediate meta-model for IP generation

Cited by 4 publications

References 16 publications

A fast prototype for modeling IP cores using in SoC with UML Marte.

A fast prototype for modeling IP cores using in SoC with UML Marte.

A Survey on System-on-a-Chip Design Using Chisel HW Construction Language

Does SoC Hardware Development Become Agile by Saying So: A Literature Review and Mapping Study

Contact Info

Product

Resources

About