2006
DOI: 10.1007/11802839_45
|View full text |Cite
|
Sign up to set email alerts
|

Iterative Modular Division over GF(2 m ): Novel Algorithm and Implementations on FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2006
2006
2019
2019

Publication Types

Select...
3
1
1

Relationship

2
3

Authors

Journals

citations
Cited by 7 publications
(2 citation statements)
references
References 20 publications
0
2
0
Order By: Relevance
“…The annoying large integer comparison is then avoided thanks to the counter δ idea of Brent and Kung. More details can be found in [13]. The chosen serial modular division algorithm is presented in Algorithm 2, where ⊕ stands for the bitwise xor operation.…”
Section: Dividermentioning
confidence: 99%
“…The annoying large integer comparison is then avoided thanks to the counter δ idea of Brent and Kung. More details can be found in [13]. The chosen serial modular division algorithm is presented in Algorithm 2, where ⊕ stands for the bitwise xor operation.…”
Section: Dividermentioning
confidence: 99%
“…2m − 1 cycles are required with an area of 2m slices [25]. A fully unrolled implementation would need the quite huge amount of 4m 2 − m 2 /2 slices.…”
Section: Extended Euclidean Divisionmentioning
confidence: 99%