ITER Fast Plant System Controller prototype based on PXIe platform

Ruiz, M.; Vega, J.; Castro, Daniela Merino; Navarro, Justo García; Barrera, E.; Arcas, Guillermo de; Sanz, D.; Nieto, J.; Gonçalves, Bruno; Sousa, J.; Carvalho, B.B.; Utzel, N.; Makijarvi, P.

doi:10.1016/j.fusengdes.2012.05.013

Cited by 27 publications

(9 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…ITER IO has interest in the use of these elements as a target to process large amounts of data is clearly seen though the specifications for its Fast Plant System Controllers [1]. On the other hand, manufacturers are paying an increasing attention to these applications as they seen a potential market for their products, and are updating their technologies to meet specific demands and even organizing special events such as NVIDIA's Technical Conference for developers [2].…”

Section: Introductionmentioning

confidence: 99%

A high throughput data acquisition and processing model for applications based on GPUs

Nieto

Arcas

Ruiz

et al. 2015

Fusion Engineering and Design

Self Cite

View full text Add to dashboard Cite

Section: Introductionmentioning

confidence: 99%

A high throughput data acquisition and processing model for applications based on GPUs

Nieto

Arcas

Ruiz

et al. 2015

Fusion Engineering and Design

Self Cite

View full text Add to dashboard Cite

“…In particular, there is an strong interest for providing support for the National Instruments devices which include FPGA cards for data acquisition and control applications. The deployment of the integration of a standard EPICS IOC for a NI PXI/PXIe based controller is described in [17]. An additional proposal in [17], similar to the one presented in the work, is based on the implementation of an EPICS server in a PXI/PXIe controller under LabVIEW RT.…”

Section: Introductionmentioning

confidence: 99%

“…The deployment of the integration of a standard EPICS IOC for a NI PXI/PXIe based controller is described in [17]. An additional proposal in [17], similar to the one presented in the work, is based on the implementation of an EPICS server in a PXI/PXIe controller under LabVIEW RT. Finally, the use of a LabVIEW based EPICS CA server, which is still under development, is proposed in [18].…”

Section: Introductionmentioning

confidence: 99%

Design and Performance Analysis of a Nonstandard EPICS Fast Controller

Jugo

Eguiraun

Badillo

et al. 2015

IEEE Trans. Nucl. Sci.

View full text Add to dashboard Cite

Abstract-The large scientific projects present new technological challenges, such as the distributed control over a communication network. In particular, the middleware EPICS is the most extended communication standard in particle accelerators. The integration of modern control architectures in these EPICS networks is becoming common, as for example for the PXI/PXIe and xTCA hardware alternatives. In this work, a different integration procedure for PXIe real time controllers from National Instruments is proposed, using LabVIEW as the design tool. This methodology is considered and its performance is analyzed by means of a set of laboratory experiments. This control architecture is proposed for achieving the implementation requirements of the fast controllers, which need an important amount of computational power and signal processing capability, with a tight real-time demand. The present work studies the advantages and drawbacks of this methodology and presents its comprehensive evaluation by means of a laboratory test bench, designed for the application of systematic tests. These tests compare the proposed fast controller performance with a similar system implemented using an standard EPICS IOC provided by the CODAC system.

show abstract

“…technology. This architecture is fully compatible with the ITER Fast Controllers[2] and offers integration with EPICS to control and monitor the entire system. However, this set-up is not able to timestamp the frames acquired since the frame grabber module does not present any type of timing input (TRIG-B, GPS, PTP).…”

mentioning

confidence: 99%

Hardware Timestamping for an Image Acquisition System Based on FlexRIO and IEEE 1588 v2 Standard

Esquembri

Sanz

Barrera

et al. 2016

IEEE Trans. Nucl. Sci.

Self Cite

View full text Add to dashboard Cite

Extended Abstract-Current fusion devices consist of multiple diagnostics and hundreds or even thousands of signals. This situation forces on multiple occasions to use distributed data acquisition systems as the best approach. In this type of distributed systems, one of the most important issues is the synchronization between signals, so that it is possible to have a temporal correlation as accurate as possible between the acquired samples of all channels. In last decades, many fusion devices use different types of video cameras to provide inside views of the vessel during operations and to monitor plasma behavior. The synchronization between each video frame and the rest of the different signals acquired from any other diagnostics is essential in order to know correctly the plasma evolution, since it is possible to analyze jointly all the information having accurate knowledge of their temporal correlation. The developed system described in this paper allows timestamping image frames in a real-time acquisition and processing system using 1588 clock distribution. The system has been implemented using FPGA based devices together with a 1588 synchronized timing card (see technology. This architecture is fully compatible with the ITER Fast Controllers [2] and offers integration with EPICS to control and monitor the entire system. However, this set-up is not able to timestamp the frames acquired since the frame grabber module does not present any type of timing input (TRIG-B, GPS, PTP). To solve this lack, an IEEE1588 PXI timing device its used to provide an accurate way to synchronize distributed data acquisition systems using the Precision Time Protocol (PTP) IEEE 1588 2008 standard. This local timing device can be connected to a master clock device for global synchronization. The timing device has a buffer timestamp for each PXI trigger line and requires that a software application assigns each frame the corresponding timestamp. The previous action is critical and cannot be achieved if the frame rate is high. To solve this problem, it has been designed a solution that distributes the clock from the IEEE 1588 timing card to all FlexRIO devices [3]. This solution uses two PXI trigger lines that provide the capacity to assign timestamps to every frame acquired and register events by hardware in a deterministic way. The system provides a solution for timestamping frames to synchronize them with the rest of the different signals.

show abstract

ITER Fast Plant System Controller prototype based on PXIe platform

Cited by 27 publications

References 2 publications

A high throughput data acquisition and processing model for applications based on GPUs

A high throughput data acquisition and processing model for applications based on GPUs

Design and Performance Analysis of a Nonstandard EPICS Fast Controller

Hardware Timestamping for an Image Acquisition System Based on FlexRIO and IEEE 1588 v2 Standard

Contact Info

Product

Resources

About