InVerS: An Incremental Verification System with Circuit Similarity Metrics and Error Visualization

Chang, Kuo–En; Papa, David A.; Markov, Igor L.; Bertacco, Valeria

doi:10.1109/isqed.2007.94

Cited by 6 publications

(1 citation statement)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…As in [9], we refine simulation using counterexamples found by failed equivalence checks, so as to reduces additional failed checks. We also minimize the verification time due to equivalence checking by considering only the portions of logic that contributes to the don't-cares used in the transformation.…”

Section: Efficient Subcircuit Verificationmentioning

confidence: 99%

Optimizing non-monotonic interconnect using functional simulation and logic restructuring

Plaza

Markov

Bertacco

2008

Proceedings of the 2008 International Symposium on Physical Design

Self Cite

View full text Add to dashboard Cite

The relatively poor scaling of interconnect in modern digital circuits necessitates a number of design optimizations, which must typically be iterated several times to meet the specified performance objectives. Such iterations are often due to the difficulty of early delay estimation, especially before placement. Therefore, effective logic restructuring to reduce interconnect delay has been a major challenge in physical synthesis, a phase during which more accurate delay estimates can be finally gathered. In this work, we develop a new approach to this problem that enhances modern highperformance logic synthesis techniques with flexibility and accuracy in the physical domain. This approach is based on (1) a novel criterion based on path monotonicity, that identifies those interconnects amenable to optimization through logic restructuring and (2) a synthesis algorithm relying on logic simulation and placement information to identify placed subcircuits that hold promise for interconnect reduction. Experiments indicate that our techniques find optimization opportunities and improve interconnect delay by 11.7% on average at less than 2% wirelength and area overhead.

show abstract

Section: Efficient Subcircuit Verificationmentioning

confidence: 99%