Introduction to the Cell multiprocessor

Abstract

This paper provides an introductory overview of the Cell multiprocessor. Cell represents a revolutionary extension of conventional microprocessor architecture and organization. The paper discusses the history of the project, the program objectives and challenges, the design concept, the architecture and programming models, and the implementation. Introduction: History of the project Initial discussion on the collaborative effort to develop Cell began with support from CEOs from the Sony and IBM companies: Sony as a content provider and IBM as a leading-edge technology and server company. Collaboration was initiated among SCEI (Sony Computer Entertainment Incorporated), IBM, for microprocessor development, and Toshiba, as a development and high-volume manufacturing technology partner. This led to high-level architectural discussions among the three companies during the summer of 2000. During a critical meeting in Tokyo, it was determined that traditional architectural organizations would not deliver the computational power that SCEI sought for their future interactive needs. SCEI brought to the discussions a vision to achieve 1,000 times the performance of PlayStation2** [1, 2]. The Cell objectives were to achieve 100 times the PlayStation2 performance and lead the way for the future. At this stage of the interaction, the IBM Research Division became involved for the purpose of exploring new organizational approaches to the design. IBM process technology was also involved, contributing state-of-the-art 90-nm process with silicon-on-insulator (SOI), low-k dielectrics, and copper interconnects [3]. The new organization would make possible a digital entertainment center that would bring together aspects from broadband interconnect, entertainment systems, and supercomputer structures. During this interaction, a wide variety of multi-core proposals were discussed, ranging from conventional chip multiprocessors (CMPs) to dataflow-oriented multiprocessors. By the end of 2000 an architectural concept had been agreed on that combined the 64-bit Power Architecture* [4] with memory flow control and ''synergistic'' processors in order to provide the required computational density and power efficiency. After several months of architectural discussion and contract negotiations, the STI (SCEI-Toshiba-IBM) Design Center was formally opened in Austin, Texas, on March 9, 2001. The STI Design Center represented a joint investment in design of about $400,000,000. Separate joint collaborations were also set in place for process technology development. A number of key elements were employed to drive the success of the Cell multiprocessor design. First, a holistic design approach was used, encompassing processor architecture, hardware implementation, system structures, and software programming models. Second, the design center staffed key leadership positions from various IBM sites. Third, the design incorporated many flexible elements ranging from reprogrammable synergistic processors to reconfigurable I/O interfaces in order to suppor...

Ultrasound Simulation on the Cell Broadband Engine Using the Westervelt Equation

“…The Cell processor and the PS3 have been extensively described in articles such as [16]. A brief overview of the salient aspects is now given.…”

“…The PS3 has a 3.2GHz Cell processor along with 256MB of main memory which is Rambus XDR DRAM. The Cell Broadband Engine (CBE) is a microprocessor developed by Sony, Toshiba and IBM [16] which contains 9 cores. These cores are composed of a single Power processor element (PPE) intended to be used for coordinating the actions of the other cores, and eight Syngergistic processor elements (SPEs) which are RISC SIMD processor elements and are optimised for numerical computation [17, p. 34].…”

High Performance Protein Sequence Database Scanning on the Cell Broadband Engine

“…The Cell BE [8] is a single-chip heterogeneous multi-core processor. It contains two types of processors: a PowerPC Processor Element (PPE) and eight Synergistic Processor Elements (SPEs) [10].…”

Quantum Chemistry on Graphical Processing Units. 2. Direct Self-Consistent-Field Implementation

“…Offerings such as the Sony PlayStation 3 (designed around IBM's Cell processor 1 ) and the nVidia GeForce 8800 GTX graphics card are excellent examples, both of which may be characterized as stream processors. 2 Stream processing is a generalization of the single instruction multiple data (SIMD) vector processing model which formed the core of the Cray-1 supercomputer.…”