2018
DOI: 10.1109/ted.2018.2866125
|View full text |Cite
|
Sign up to set email alerts
|

Intrinsic Difference Between 2-D Negative-Capacitance FETs With Semiconductor-on-Insulator and Double-Gate Structures

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
6
1

Relationship

2
5

Authors

Journals

citations
Cited by 15 publications
(7 citation statements)
references
References 24 publications
0
7
0
Order By: Relevance
“…Fig. 5 shows the S curve [19] with various P r for the In 0.53 Ga 0.47 As NC-FinFET. It can be seen that larger value of P r possesses larger negative capacitance region, which means that the voltage amplification can be maintained over a larger voltage range and improves the Q inv characteristics.…”
Section: Resultsmentioning
confidence: 99%
“…Fig. 5 shows the S curve [19] with various P r for the In 0.53 Ga 0.47 As NC-FinFET. It can be seen that larger value of P r possesses larger negative capacitance region, which means that the voltage amplification can be maintained over a larger voltage range and improves the Q inv characteristics.…”
Section: Resultsmentioning
confidence: 99%
“…Early demonstrations typically used a reasonably long channel length to verify the existence of the NC effect. Researchers have recently attempted to merge the FE capacitor with conventional CMOS transistors, including FinFET and FDSOI structures [53]. In this context, FinFET has emerged as one of the best choices for achieving enough gate control over the channel owing to its superior performance in the subthreshold region [72]- [74].…”
Section: B Ncfet Device Performancementioning
confidence: 99%
“…Based on the same reason, the timeto-write of 8T hybrid nvSRAM is comparable with the conventional 6T SRAM. A slight increase in time-to-write of a 8T hybrid nvSRAM cell results from the enhanced gate capacitance in the ferroelectric FinFET, especially for the ferroelectric FinFET with a thicker ferroelectric thickness (T FE ) [27], [28]. Nevertheless, the impact of enhanced gate capacitance of a ferroelectric FinFET on the read access time can be negligible due to the existence of the bit line capacitance which dominates the overall capacitance for the nvSRAM during the read operation.…”
Section: Read/write Snms and Performance Evaluationmentioning
confidence: 99%