Internal Architecture of Junction Based Router

Abstract

The router is an important component in NoC as it provides routes for the communication between different cores. A router consists of registers, switches, arbitration and control logic that collectively implement the routing and flow control function required to buffer and forward flits to their destination. This router will be implemented on FPGA using Spartan-3 kit. This paper describes the internal blocks of a junction based router and there operation.