2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) 2011
DOI: 10.1109/mwscas.2011.6026353
|View full text |Cite
|
Sign up to set email alerts
|

Interference compensation technique for multilevel flash memory

Abstract: Multilevel cell flash memory devices are galUlUg popularity because it can increase the memory capacity by storing two or more bits to a single cell. However, when the number of levels of a cell increases, the inter-cell interference which shifts cell (threshold) voltage becomes more critical. Thereare two approaches to alleviate the errors caused by the voltage shift.One is the error correcting codes, and the other is the signal processing methods. We focus on signal processing methods to reduce the cell to c… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2012
2012
2012
2012

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…From other aspects, there are several analyses and models on the flash storage channel, and some other attempts such as signal processing techniques [9], [10], innovative programming schemes [11] and special floating gate architectures [12], [13] are proposed for future generations of flash.…”
Section: Introductionmentioning
confidence: 99%
“…From other aspects, there are several analyses and models on the flash storage channel, and some other attempts such as signal processing techniques [9], [10], innovative programming schemes [11] and special floating gate architectures [12], [13] are proposed for future generations of flash.…”
Section: Introductionmentioning
confidence: 99%