2016 International Conference on Microelectronic Test Structures (ICMTS) 2016
DOI: 10.1109/icmts.2016.7476199
|View full text |Cite
|
Sign up to set email alerts
|

Interface trap density estimation in FinFETs from the subthreshold current

Abstract: In this work we present a measurement approach to determine the interface trap density in FinFETs as a function of their energy. It is hased on the precise determination of the gate voltage dependent ideality factor of the suhthreshold current in this device. The required measurement accuracy for temperature, drain current and transconductance is derived, and we propose an implementation for wafer-level device measurement on contemporary test set-ups. Exemplary interface trap distributions are shown as obtaine… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
9
0

Year Published

2016
2016
2023
2023

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(10 citation statements)
references
References 19 publications
1
9
0
Order By: Relevance
“…The general limit of detection for trap densities is 10 10 cm −2 eV −1 determined by fitting FEM simulations without traps. This corresponds well to the lower limit reported in [22]. An input delta-peak trap density could not be translated back to the correct energy level due to the thermal noise, as was previously reported [7].…”
Section: B Finite-element Modeling Resultssupporting
confidence: 90%
See 2 more Smart Citations
“…The general limit of detection for trap densities is 10 10 cm −2 eV −1 determined by fitting FEM simulations without traps. This corresponds well to the lower limit reported in [22]. An input delta-peak trap density could not be translated back to the correct energy level due to the thermal noise, as was previously reported [7].…”
Section: B Finite-element Modeling Resultssupporting
confidence: 90%
“…The drain current I D was measured as a function of V FG and the coupled V BG = k • V FG with V DS = 25 mV. We used 0 ≤ V FG ≤ 0.3 V with a small voltage step size of V FG = 0.2 mV (see [22]).…”
Section: Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…The subthreshold swing is defined as the required gate voltage for changing the drain current by one order of magnitude [ 14 ]. In the case of metal-oxide-semiconductor field-effect transistors (MOSFETs), the subthreshold swing exhibits a relatively constant value and is thereby utilized for determining the sharpness of the on-to-off transition [ 27 , 28 ]. However, in the case of the ZnO TFTs, due to the detrimental increment, the minimally deduced value cannot be used for evaluating the sharpness.…”
Section: Resultsmentioning
confidence: 99%
“…However, the subthreshold swing seems to be seriously degraded: as the gate bias increases, the subthreshold swing increases as extracted to 1.8 V/dec at V gs = 9 V but to 8.1 V/dec at V gs = 15 V. We posit that the disorderedness of the ZnO films would result in the degradation; hence, we derived the subthreshold current–voltage relationship by considering that the disorderedness factors, which are the interface trap capacitance and the diffusion coefficient of electrons, can be modeled with gate-dependent power laws [ 24 , 25 , 26 ]. Following the relationships, the gate-voltage-independent disorderedness factors were successfully extracted and consistent with those obtained by the g m / I ds method [ 27 ]. In addition, we can identify that the interface traps hinder the subthreshold charge transport of the ZnO films by comparing the interface trap density with the density of states of ZnO TFTs.…”
Section: Introductionmentioning
confidence: 88%