Interface synthesis: issues and approaches

Rajawat, Anand Singh; Balakrishnan, M.; Kumar, Amit

doi:10.1109/icvd.2000.812590

Cited by 17 publications

(11 citation statements)

References 21 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…[11] proposed a general interface synthesis flow that can be applied for different applications. The proposed framework separates software generation from interface generation.…”

Section: Related Workmentioning

confidence: 99%

Platform-dependent code generation for embedded real-time software

Kim

Phan

Sokolsky

et al. 2013

2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)

View full text Add to dashboard Cite

Code generation for embedded systems is challenging, since the generated code (e.g., C code) is expected to run on a heterogeneous set of target platforms with different characteristics, such as hardware/software architectures and programming interfaces. We propose a code generation framework that provides the flexibility to generate different source code that is executable on each target platform. In our framework, the platform-dependent characteristics of a target platform are explicitly specified by an Architectural Analysis Description Language (AADL) model and a code snippet repository. The AADL model captures hardware/ software architectural aspects of the platform, such as periodic/aperiodic threads and their interactions with sensors and actuators. The code snippet repository contains platform-dependent code snippets that are categorized according to the functions required to implement the components of the AADL model. These two elements of the platform capability are then used by the code generation algorithm to generate platformdependent code for the given platform. We demonstrate the applicability of our framework using a case study of code generation for two infusion pump systems. ABSTRACTCode generation for embedded systems is challenging, since the generated code (e.g., C code) is expected to run on a heterogeneous set of target platforms with different characteristics, such as hardware/software architectures and programming interfaces. We propose a code generation framework that provides the flexibility to generate different source code that is executable on each target platform. In our framework, the platform-dependent characteristics of a target platform are explicitly specified by an Architectural Analysis Description Language (AADL) model and a code snippet repository. The AADL model captures hardware/software architectural aspects of the platform, such as periodic/aperiodic threads and their interactions with sensors and actuators. The code snippet repository contains platform-dependent code snippets that are categorized according to the functions required to implement the components of the AADL model. These two elements of the platform capability are then used by the code generation algorithm to generate platform-dependent code for the given platform. We demonstrate the applicability of our framework using a case study of code generation for two infusion pump systems.

show abstract

“…[11] proposed a general interface synthesis flow that can be applied for different applications. The proposed framework separates software generation from interface generation.…”

Section: Related Workmentioning

confidence: 99%

Platform-dependent code generation for embedded real-time software

Kim

Phan

Sokolsky

et al. 2013

2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)

View full text Add to dashboard Cite

show abstract

“…Borriello et al [11] introduced seven different levels of interface, and their associated concerns and synthesis artifacts. Rajawat et al [12] represented a survey of some approaches for interface synthesis and compared them in a broad framework. D'silva et al [13] used formal modeling to describe the interface between mismatched protocols.…”

Section: Related Workmentioning

confidence: 99%

HPChecker: An AMBA AHB On-Chip Bus Protocol Checker with Efficient Verification Mechanisms

Chen

Wang

et al. 2010

IEICE Trans. Inf. & Syst.

View full text Add to dashboard Cite

SUMMARYBus-based system-on-a-chip (SoC) design has become the major integrated methodology for shortening SoC design time. The main challenge is how to verify on-chip bus protocols efficiently. Although traditional simulation-based bus protocol monitors can check whether bus signals obey bus protocol or not. They are still lack of an efficient bus protocols verification environment such as FPGA-level or chip-level. To overcome the shortage, we propose a rule-based synthesizable AMBA AHB on-chip bus protocol checker, which contains 73 related AHB on-chip bus protocol rules to check AHB bus signal behaviors, and two corresponding verification mechanisms: an error reference table (ERT) and a windowed trace buffer, to shorten verification time.

show abstract

“…Interface synthesis is an area of research [5,17] that seeks to automate the process of interconnecting components at different levels. Interfaces at low levels are circuits or devices primarily concerned with physical quantities such as voltage and capacitance while high level interfaces are state machines or programs which address abstract behaviours such as the interaction between state machines or processes.…”

Section: Introductionmentioning

confidence: 99%

Bridge over troubled wrappers:automated interface synthesis

D’Silva¹,

Ramesh²,

Sowmya³

17th International Conference on VLSI Design. Proceedings.

View full text Add to dashboard Cite

System-on-Chip (SoC) design methodologies rely heavily on reuse of intellectual property (IP) blocks. IP reuse is a labour intensive and time consuming process as IP blocks often have different communication interfaces. We present an algorithm which automates the generation of provably correct HDL descriptions of interfaces between mismatched IP communication protocols. We significantly improve and extend existing work by providing a solution which addresses data mismatches, pipelining and differences in clock speeds. These ideas have been implemented and the tool has been used to synthesise wrappers and bridges for many SoC protocols.

show abstract

Interface synthesis: issues and approaches

Abstract: Abstract

Cited by 17 publications

References 21 publications

Platform-dependent code generation for embedded real-time software

Platform-dependent code generation for embedded real-time software

HPChecker: An AMBA AHB On-Chip Bus Protocol Checker with Efficient Verification Mechanisms

Bridge over troubled wrappers:automated interface synthesis

Contact Info

Product

Resources

About