2022 International Electron Devices Meeting (IEDM) 2022
DOI: 10.1109/iedm45625.2022.10019507
|View full text |Cite
|
Sign up to set email alerts
|

Integration Design and Process of 3-D Heterogeneous 6T SRAM with Double Layer Transferred Ge/2Si CFET and IGZO Pass Gates for 42% Reduced Cell Size

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 9 publications
(3 citation statements)
references
References 1 publication
0
3
0
Order By: Relevance
“…While, complementary field-effect transistor (CFET), which is 3D integration at the transistor level, is a technology that vertically stacks n-ch and p-ch FETs to create a CMOS circuit. [1][2][3][4][5][6][7][8] This improves the footprint of the CMOS circuit and shortens the wiring distance between the n-ch and p-ch FETs comprising the CMOS circuit, resulting in a faster circuit.…”
Section: Introductionmentioning
confidence: 99%
“…While, complementary field-effect transistor (CFET), which is 3D integration at the transistor level, is a technology that vertically stacks n-ch and p-ch FETs to create a CMOS circuit. [1][2][3][4][5][6][7][8] This improves the footprint of the CMOS circuit and shortens the wiring distance between the n-ch and p-ch FETs comprising the CMOS circuit, resulting in a faster circuit.…”
Section: Introductionmentioning
confidence: 99%
“…HE complementary field-effect-transistors (CFETs) have recently been reported through a folding of n-FET onto p-FET (or p-FET onto n-FET) for emerging VLSI technologies [1]- [5]. The first three dimensional (3-D) monolithic integration of CFETs with bottom p-FET and top n-FET was demonstrated, where the critical modules of the CFET process were discussed [1].…”
Section: Introductionmentioning
confidence: 99%
“…The first three dimensional (3-D) monolithic integration of CFETs with bottom p-FET and top n-FET was demonstrated, where the critical modules of the CFET process were discussed [1]. CFET can provide excellent electrostatic integrity by using the structure of gate-all-around (GAA) nanosheet (NS), but the fabrication process is complicated and with less repeatability during the channel etching and gate metal deposition [4], [5]. Hence, it is imperative to acknowledge that process variations wield a substantial influence on the holistic operational performance of circuits employing these devices.…”
Section: Introductionmentioning
confidence: 99%