Abstract:The use is made of the BJT transit frequency limit (fTL) dependence on the MOSFET
parameters (L, Vth) to design BiCMOS digital circuits. The fTL relation is used in
conjunction with the established BiCMOS gate delay models. It is shown that the
minimum delay BiCMOS circuits driving the large capacitive load, can be designed at
the transit frequency limit with the reduced BJT AREA factor. The time delay
calculations are presented for a typical BiCMOS circuit and comparison is made with
the results simulated usi… Show more
Set email alert for when this publication receives citations?
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.