Influence Analysis of Mismatch on Nonlinearity in Hybrid RC-DACs

Yenuchenko, Mikhail S.; Kvashina, Natalya V.

doi:10.1109/edm58354.2023.10225094

Cited by 1 publication

(1 citation statement)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…From the point of view of area minimization, equal resolution segmentation is the best solution. Due to the different unit areas of resistors and capacitors, the optimal ratio of segmented resolution is shifted in hybrid DAC structures [9]. Therefore, the literature [9] provides the following formula for the optimal number of resolution bits with respect to K:…”

Section: Dac Circuit Designmentioning

confidence: 99%

Design of a 12-Bit SAR ADC with Calibration Technology

Wang,

Hu,

Huang

et al. 2024

Electronics

View full text Add to dashboard Cite

Successive approximation register (SAR) analog-to-digital converters (ADC) have the advantages of a simple structure, low power consumption and a small area compared with other types of ADCs, and thus, high-performance SAR ADCs have always been a hot research topic in the industry. In this paper, a 12-bit SAR ADC design with calibration using a hybrid RC digital-to-analog converter(RC DAC) structure is proposed to improve the conversion accuracy of the ADC and reduce the circuit area at the same time. The analog supply voltage and reference voltage of the ADC are 3.3 V, and the digital supply voltage is 1.2 V. The ADC adopts a mixed digital–analog design scheme, in which the internal comparator, latch, DAC capacitor array, etc., are analog parts, and the rest of the SAR algorithms and calibration algorithms are all implemented in digital Verilog code, with a conversion accuracy of 0.8 mV and a calibration accuracy of 0.5 LSB. The ADC can be selectively calibrated, and the simulation shows that the accuracy of the calibrated ADC can be guaranteed to be within 2 LSB under a 14 MHz digital clock with a sampling rate of 1 MHz. After simulation at a sampling rate of 1 MHz and an input frequency of 244 Hz sine wave, the effective bit count of the ADC is 9.54 bits and the SFDR is 63.71 dB. The circuit consumes 1.78 mW with a 3.3 V supply voltage. The overall layout core area is 411 μm × 517 μm.

show abstract

Section: Dac Circuit Designmentioning

confidence: 99%