In vivo measurements with a 64-channel extracellular neural recording integrated circuit

Delgado‐Restituto, Manuel; Rodríguez-Pérez, Alberto; Darie, Angela; Rodríguez-Vázquez, Á.; Soto-Sánchez, Cristina; Fernández, Eduardo

doi:10.1109/icecs.2014.7050028

Search citation statements

Order By: Relevance

Paper Sections

Select...

B In Vivo Characterization1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2017

Publication Types

Select...

Article1

Relationship

Self Cite1

Independent0

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Additionally, a 4 MHz master clock is transferred for timing purposes. Details on the FPGA programming were given in [38].…”

Section: B In Vivo Characterizationmentioning

confidence: 99%

System-Level Design of a 64-Channel Low Power Neural Spike Recording Sensor

Delgado‐Restituto

Rodríguez-Pérez

Darie

et al. 2017

IEEE Trans. Biomed. Circuits Syst.

Self Cite

View full text Add to dashboard Cite

This paper reports an integrated 64-channel neural spike recording sensor, together with all the circuitry to process and configure the channels, process the neural data, transmit via a wireless link the information and receive the required instructions. Neural signals are acquired, filtered, digitized and compressed in the channels. Additionally, each channel implements an auto-calibration algorithm which individually configures the transfer characteristics of the recording site. The system has two transmission modes; in one case the information captured by the channels is sent as uncompressed raw data; in the other, feature vectors extracted from the detected neural spikes are released. Data streams coming from the channels are serialized by the embedded digital processor. Experimental results, including in vivo measurements, show that the power consumption of the complete system is lower than 330 μW.

show abstract

“…Additionally, a 4 MHz master clock is transferred for timing purposes. Details on the FPGA programming were given in [38].…”

Section: B In Vivo Characterizationmentioning

confidence: 99%