2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS) 2017
DOI: 10.1109/mwscas.2017.8052874
|View full text |Cite
|
Sign up to set email alerts
|

In-memory area-efficient signal streaming processor design for binary neural networks

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 9 publications
0
2
0
Order By: Relevance
“…Some of them are considering the binary approximations, choosing an implementation based on emerging technologies. Some works [12,13,26,27] are based on MTJ technology while [15][16][17][18]28,29] have used RRAM. In each of these works the resistive element is used to perform simple logical operations based on current sensing technique.…”
Section: Nn Implementations Based On Lim Conceptmentioning
confidence: 99%
See 1 more Smart Citation
“…Some of them are considering the binary approximations, choosing an implementation based on emerging technologies. Some works [12,13,26,27] are based on MTJ technology while [15][16][17][18]28,29] have used RRAM. In each of these works the resistive element is used to perform simple logical operations based on current sensing technique.…”
Section: Nn Implementations Based On Lim Conceptmentioning
confidence: 99%
“…In [26,27,30,31] several Binary Convolutional Neural Networks (BCNNs) implementations are discussed: they achieve very good results in terms of energy and power, thanks to the intrinsic low power nature of the MTJ and RRAM devices. Reference [28] proposes a BNN design based on SRAM array. The logic parts perform the computations and are disposed below the memory array.…”
Section: Nn Implementations Based On Lim Conceptmentioning
confidence: 99%