2007 IEEE Wireless Communications and Networking Conference 2007
DOI: 10.1109/wcnc.2007.112
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of the Alamouti OSTBC to a Distributed Set of Single-Antenna Wireless Nodes

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2007
2007
2010
2010

Publication Types

Select...
3
1

Relationship

2
2

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 12 publications
0
3
0
Order By: Relevance
“…This testbed employs the Xilinx Virtex-4SX FPGA for signal processing and currently implements an Alamouti 2x1 OSTBC at 500 kbps and a 1.3 GHz carrier frequency. Due to the FPGA constraints, a simplified homodyne frequency-offset estimator with LMS channel tracker was targeted to the Virtex device as described in [14]. Here, we show that the homodyne method is a systematic approximation to the ML joint delay/offset/channel estimator.…”
Section: Implementation Constraints and Homodyne Offset Estimatormentioning
confidence: 89%
See 1 more Smart Citation
“…This testbed employs the Xilinx Virtex-4SX FPGA for signal processing and currently implements an Alamouti 2x1 OSTBC at 500 kbps and a 1.3 GHz carrier frequency. Due to the FPGA constraints, a simplified homodyne frequency-offset estimator with LMS channel tracker was targeted to the Virtex device as described in [14]. Here, we show that the homodyne method is a systematic approximation to the ML joint delay/offset/channel estimator.…”
Section: Implementation Constraints and Homodyne Offset Estimatormentioning
confidence: 89%
“…However, it was determined that Kalman filter-based channel estimators were too complex for implementation in the current testbed [14]. This testbed employs the Xilinx Virtex-4SX FPGA for signal processing and currently implements an Alamouti 2x1 OSTBC at 500 kbps and a 1.3 GHz carrier frequency.…”
Section: Implementation Constraints and Homodyne Offset Estimatormentioning
confidence: 99%
“…FPGAs are an increasingly common platform for wireless communication [Meng et al 2005;Iltis et al 2006;Cagley et al 2007]. FPGAs are a perfect platform for computationally intensive arithmetic calculations like matrix inversion as they provide powerful computational architectural features: vast amounts of programmable logic elements, embedded multipliers, shift register LUTs (SRLs), Block RAMs (BRAMs), DSP blocks, and Digital Clock Managers (DCMs).…”
Section: Introductionmentioning
confidence: 99%