2014
DOI: 10.1155/2014/723053
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of Power Efficient Flash Analogue-to-Digital Converter

Abstract: An efficient low power high speed 5-bit 5-GS/s flash analogue-to-digital converter (ADC) is proposed in this paper. The designing of a thermometer code to binary code is one of the exacting issues of low power flash ADC. The embodiment consists of two main blocks, a comparator and a digital encoder. To reduce the metastability and the effect of bubble errors, the thermometer code is converted into the gray code and there after translated to binary code through encoder. The proposed encoder is thus implemented … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2014
2014
2024
2024

Publication Types

Select...
3
3
1

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(3 citation statements)
references
References 18 publications
0
3
0
Order By: Relevance
“…The appreciating concern is that the proposed design achieves almost similar results using gate-driven transistors. Fabricated results may vary the simulated results by 10%, which would still prove the competence of the proposed design with the state-of-the-art low-power SAR ADCs included in [39][40][41][42][43][44][45][46].…”
Section: Power Performancementioning
confidence: 88%
“…The appreciating concern is that the proposed design achieves almost similar results using gate-driven transistors. Fabricated results may vary the simulated results by 10%, which would still prove the competence of the proposed design with the state-of-the-art low-power SAR ADCs included in [39][40][41][42][43][44][45][46].…”
Section: Power Performancementioning
confidence: 88%
“…To achieve a greater gain, an improved two-stage amplifer based on the FIA was proposed in [16], as shown in Figure 13. Te frst stage adopts the cascode FIA, and the second stage still uses a simple FIA, which achieves a high gain and still has a large output swing, but the structure is analyzed according to (2). Te high output impedance of the frst stage provided by the cascode structure will increase the noise factor G m2 R O1 .…”
Section: Cascaded High-gain and High-input-range Fiamentioning
confidence: 99%
“…With the outbreak of the Internet of things (IoT) sensing application market, analog-to-digital converters (ADCs) are the current research hotspot, especially high-energyefciency ADCs with high precision and high dynamic input swing. Diferent from bias low-power applications of SAR ADC [1] and towards the high-speed application of fash ADC [2], delta-sigma ADC is an excellent choice for energyefcient ADCs because of its inherent high energy efciency within the common bandwidth of the IoT.…”
Section: Introductionmentioning
confidence: 99%