2018 International SoC Design Conference (ISOCC) 2018
DOI: 10.1109/isocc.2018.8649935
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of Multi-Channel FM Repeater using Digital Signal Processing Algorithm in FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 1 publication
0
1
0
Order By: Relevance
“…The problem of unstable signal power range [14][15]. In the past, most of the literature was on the automatic gain control algorithm, but the research on the automatic gain control system of the DRU digital domain signal power in the DAS system is relatively lacking [16][17][18][19][20][21]. This paper based on the difference between the uplink and downlink data links in the DRU Among them, the automatic power control (APC) system is researched and optimized, and board-level verification is based on FPGA In order to meet the requirement of no overflow of bit width and stable output power after carrier combining in DRU, this paper controls the power of uplink and downlink of DRU based on FPGA by counting signal power values in different time lengths.…”
Section: Introductionmentioning
confidence: 99%
“…The problem of unstable signal power range [14][15]. In the past, most of the literature was on the automatic gain control algorithm, but the research on the automatic gain control system of the DRU digital domain signal power in the DAS system is relatively lacking [16][17][18][19][20][21]. This paper based on the difference between the uplink and downlink data links in the DRU Among them, the automatic power control (APC) system is researched and optimized, and board-level verification is based on FPGA In order to meet the requirement of no overflow of bit width and stable output power after carrier combining in DRU, this paper controls the power of uplink and downlink of DRU based on FPGA by counting signal power values in different time lengths.…”
Section: Introductionmentioning
confidence: 99%