Implementation of Low Power and Area Efficient 7-Bit Flash Analog to Digital Converter

Ramakrishna, P.; Kishore, K. Hari; Chandana, Gajanayake

doi:10.1166/jctn.2019.7875

Cited by 7 publications

(2 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…After exploring a lot of literatures on CM it was concluded that the CMs operating in saturation mode has higher trans-conductance compared to those operating in linear or sub-threshold mode leading to higher bandwidth and enhanced input and output impedances. Figure 3 shows the self-biased cascode current mirror (SBCCM) [20]. As compared to cascode CM this technique shows an improvement by a factor of V T leading to the low supply voltage.…”

Section: Self-biased High Swing Cascode Current Mirrormentioning

confidence: 99%

An Improved Bandwidth, Resistance Compensated Cascode Current Mirror

2020

IJETER

View full text Add to dashboard Cite

With increase in popularity of efficient low-power compact hardware and medical devices with better efficiency and battery backup has increased the need to utilize reliable methods for designing analog and mixed-signal circuits. The desired circuit performance with least power consumption can be achieved by relative scaling of device geometry and its parameters [1][2][3][4][5]. The conventional gate-driven technique is not much effective in this respect so the research has been done on the usage of non-conventional techniques. An alternate to conventional techniques can be a bulk-driven technique. Here, the input is connected at the bulk terminal of the MOSFET instead of biasing it with either the source terminal or the supply voltages thus removing the threshold voltage. The self-biased technique is used to attain high output impedance and high voltage swing with low power consumption [6][7]. The super-cascode technique is utilized at the output to improve the swing of waveform. Bandwidth of circuit is also enhanced using the compensating resistance technique. The simulations of the proposed current mirror are carried out at 180 nm CMOS technology [8][9][10].

show abstract

Section: Self-biased High Swing Cascode Current Mirrormentioning

confidence: 99%

An Improved Bandwidth, Resistance Compensated Cascode Current Mirror

2020

IJETER

View full text Add to dashboard Cite

show abstract

“…For input frequency values it generates output voltages. During the current work [21,22], the concept model was previously built for different applications. It includes IBIAS current, several transistors, two different capacitors (C1 = C2 = C), a logical core that activates capacitors for loading and unloading.…”

Section: Circuit For the Conversion Of Frequency To Voltage Converter (Fvc)mentioning

confidence: 99%

Design of Reconfigurable Low Power Pipelined ADC for Bio-Impedance Measurement

Kakarla¹

2020

IJATCSE

View full text Add to dashboard Cite

In this brief, a reconfigurable pipelined ADC is equipped to calculate the ultra-low-power bio-impedance using FinFET transistors working in a region of weak inversion. The proposed structure consists of an auto adaptation unit which differentiates bio-signal with high frequency from that of the bio-signal having a very low frequency and builds the proposed reconfigurable Pipelined ADC to work in correct operating approach. Moreover, the proposed converter is well capable of reconfiguring itself into three modes of operation depending on the provided input signal. The designed adaptation unit here has two control bits so that either 8-bit or 12-bit resolution with a 10KS/s or 1GS/s sampling rate can be chosen. The power dissipation with a supply voltage of 1 V along the adaptation unit for 8-bit and 12-bit pipelined ADC is 114.70 μW and 144.70 μW respectively. For a proposed pipelined ADC, the corresponding values of SNR, SINAD, and SFDR are stable with a minimum value of 70.95db, 70.94DB and 75.51db respectively. The total work is carried out by using FinFET 18nm Technology.

show abstract

A low power reconfigurable ADC for bioimpedance monitroing system

Ramakrishna

Kishore

2021

Int J Speech Technol

View full text Add to dashboard Cite

Implementation of Low Power and Area Efficient 7-Bit Flash Analog to Digital Converter

Cited by 7 publications

References 0 publications

An Improved Bandwidth, Resistance Compensated Cascode Current Mirror

An Improved Bandwidth, Resistance Compensated Cascode Current Mirror

Design of Reconfigurable Low Power Pipelined ADC for Bio-Impedance Measurement

A low power reconfigurable ADC for bioimpedance monitroing system

Contact Info

Product

Resources

About