Our system is currently under heavy load due to increased usage. We're actively working on upgrades to improve performance. Thank you for your patience.
2017
DOI: 10.3390/s17102322
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of High Time Delay Accuracy of Ultrasonic Phased Array Based on Interpolation CIC Filter

Abstract: In order to improve the accuracy of ultrasonic phased array focusing time delay, analyzing the original interpolation Cascade-Integrator-Comb (CIC) filter, an 8× interpolation CIC filter parallel algorithm was proposed, so that interpolation and multichannel decomposition can simultaneously process. Moreover, we summarized the general formula of arbitrary multiple interpolation CIC filter parallel algorithm and established an ultrasonic phased array focusing time delay system based on 8× interpolation CIC filt… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2018
2018
2019
2019

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 16 publications
0
3
0
Order By: Relevance
“…The LMS filters have been used in FPGAs for active noise cancellation in headphones [639], echo cancellation [640][641][642] and non invasive fetal ECG (Electrocardiogram) [643,644]. Other digital filters implementations in FPGAs include Cascaded integrator-comb (CIC) filter [645][646][647][648][649], Infinite Impulse Response (IIR) filters [650][651][652][653] and matched filter [654][655][656][657][658].…”
Section: Digital Filtersmentioning
confidence: 99%
“…The LMS filters have been used in FPGAs for active noise cancellation in headphones [639], echo cancellation [640][641][642] and non invasive fetal ECG (Electrocardiogram) [643,644]. Other digital filters implementations in FPGAs include Cascaded integrator-comb (CIC) filter [645][646][647][648][649], Infinite Impulse Response (IIR) filters [650][651][652][653] and matched filter [654][655][656][657][658].…”
Section: Digital Filtersmentioning
confidence: 99%
“…Tang et al [ 6 ] proposed a data transmission algorithm for UPAs, but it does not work with delay and focus. Liu et al [ 7 ] proposed an improved 8× interpolation cascaded integrator-comb (CIC) filter parallel algorithm, which reduced 12.5% of addition and 29.2% of multiplication and yielded a time delay accuracy of 1 ns at 125 MHz. Su et al [ 8 ] proposed a parallel delay multiply and sum beamforming (PDMAS) algorithm, based on a graphics processing unit (GPU) that improved the parallelism and stability of the beamformer with a frame rate of 83 fps.…”
Section: Introductionmentioning
confidence: 99%
“…It is based on a modified Cascaded-Integrator-Comb (CIC) filter architecture [20]. The CIC, employing no multipliers but adders only, is attractive for FPGA implementation [21]. The proposed architecture includes barrel-shifters in the strategic positions where the dynamics of data bus-widths must be reduced.…”
Section: Introductionmentioning
confidence: 99%