2014
DOI: 10.15662/ijareeie.2014.0309062
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of High Speed MDC FFT/IFFT Processor for MIMO-OFDM Systems

Abstract: ABSTRACT:The architecture of multipath delay commutator (MDC) and memory scheduling are the basic concepts used to implement fast Fourier transform (FFT) processors with variable length. These FFT processors are used in orthogonal frequency division multiplexing systems, having multiple number of inputs and multiple number of outputs. Depending on this MDC architecture, we implement the fft/ifft processor based design which is proposed in this paper. In this design we implement ram, fifo, input buffer and outp… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 3 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?