Implementation of High-Speed Compact Level-Up Shifter for Nano-Scale Applications

Abstract

The objective of this study is to present a level shifter architecture that utilizes a pair of inverters and a Wilson current mirror to reduce power consumption while improving voltage shifting capabilities. We introduce novel components such as super-cut-off pull-down and stacked pull-up networks to effectively minimize leakage power. Our design leverages multi-threshold CMOS (MTCMOS) technology, incorporating sleep transistors to boost operational speed, decrease power consumption, and reduce the physical footprint. The proposed circuit is engineered to step up voltage levels, ranging from a mere 0.4 V to a substantial 1.2 V. Through extensive optimization of performance parameters, including power efficiency, delay, and area utilization, we have tailored this design to cater specifically to the demands of nano-scale applications. Key results from our research reveal that the average active power consumption for “level-up” shifts is impressively low at 48.5 nW, with an average latency of a mere 1.58 ns for 1 MHz transmission frequencies. Post-layout modeling demonstrates that our suggested design occupies a compact area of just 9.97 µm2. These findings were meticulously modeled using Cadence Virtuoso with 45 nm processes. Furthermore, our research highlights the substantial advancements achieved when compared to previous methods. The proposed design boasts a threefold increase in operational speed and delivers significant savings in both area and power consumption. These outcomes have far-reaching implications for emerging technologies and applications in the field.

Input Voltage-Level Driven Split-Input Inverter Level Shifter for Nanoscale Applications

“…includes a split-input configuration, which is employed in conjunction with an improved Wilson CM that uses mixed-threshold voltage devices [7,[15][16][17][18][19].…”

“…An improved Wilson current mirror that utilizes mixed-threshold voltage devices has also been reported to address issues with conventional current-mirror-based LSs. In order to achieve even greater energy efficiency, the output stage of an inverting buffer includes a split-input configuration, which is employed in conjunction with an improved Wilson CM that uses mixed-threshold voltage devices [7,[15][16][17][18][19].…”