2006 IEEE North-East Workshop on Circuits and Systems 2006
DOI: 10.1109/newcas.2006.250918
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of Hardware Multithreading in a Pipelined Processor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2008
2008
2022
2022

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 4 publications
0
1
0
Order By: Relevance
“…An instruction of another thread is fetched and entered into the execution pipeline at each cycle, and therefore the processor can execute an instruction or instructions from different thread in each cycle. Unlike coarse-grain multithreading, then, a fine-grain multithreaded processor has instructions from different threads active in the processor at once, within different pipeline stages [46]. But within a single pipeline stage (or given our particular definitions, within the issue stage) there is only one thread represented.…”
Section: Fig 12 Explicit Multithreadingmentioning
confidence: 99%
“…An instruction of another thread is fetched and entered into the execution pipeline at each cycle, and therefore the processor can execute an instruction or instructions from different thread in each cycle. Unlike coarse-grain multithreading, then, a fine-grain multithreaded processor has instructions from different threads active in the processor at once, within different pipeline stages [46]. But within a single pipeline stage (or given our particular definitions, within the issue stage) there is only one thread represented.…”
Section: Fig 12 Explicit Multithreadingmentioning
confidence: 99%