Implementation of Fast and Efficient Mac Unit on FPGA

Abstract

Floating-point arithmetic operations on digital systems have become an important aspect of research in recent times. Many architecture have been proposed and implemented by various researchers and their merits and demerits are compared. Floating point numbers are first converted into the IEEE 754 single or double precision format in order to be used in the digital systems. The arithmetic operations require various steps to be followed for the correct and accurate steps. In the proposed approach a fast and area efficient Carry Select Adder are implemented along with the parallel processing of various units used in the architecture. The result also verifies the proposed approach that shows a decrement of 27 % in the combinational path delay with an increment of around 8% in the number of LUTs used.

A Carry-Look Ahead Adder Based Floating-Point Multiplier for Adaptive Filter Applications

“…In [7] authors have reported a fast and area efficient carry select adder, that is implemented for exponent addition in floating-point multiplier along with the parallel processing of various units used in the architecture. The result shows a decrement of 27 % in the combinational path delay with an increment of around 8% in the number of LUTs used in comparison to other works discussed in paper.…”