2011 13th International Conference on Transparent Optical Networks 2011
DOI: 10.1109/icton.2011.5971128
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of a high speed time resolved error detector utilising a high speed FPGA

Abstract: We demonstrate a time-resolved bit error rate detector utilising a field programmable gate array. The proposed detector offers 93 ps resolution operating at 10.7 Gb/s and allows for all the data received to contribute to the measurement allowing low bit error rates to be measured at high speed. Via synchronisation of both the detector and a high speed scope, the bit error rate and the corresponding individual eyes are identified. The operation of the detector is demonstrated by characterising a fast switching … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
1
0

Year Published

2012
2012
2012
2012

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 4 publications
0
1
0
Order By: Relevance
“…The transition times associated with the SGDBR laser modulated with different direct detection modulation formats are investigated. The transition time is characterized using a time resolved bit error rate (TRBER) detector utilizing a field programmable gate array (FPGA) which is capable of carrying out TRBER analysis on data transmitted at 10.7 Gb/s and return bit error rate (BER) data with 93 ps resolution (corresponding to one bit slot) [5]. Unlike a gated error detection technique [6,7], which suffers from only measuring the BER in a small window, this FPGA based TRBER detector allows for all received data to contribute to the TRBER, allowing for measurements to be made much more quickly [5].…”
mentioning
confidence: 99%
“…The transition times associated with the SGDBR laser modulated with different direct detection modulation formats are investigated. The transition time is characterized using a time resolved bit error rate (TRBER) detector utilizing a field programmable gate array (FPGA) which is capable of carrying out TRBER analysis on data transmitted at 10.7 Gb/s and return bit error rate (BER) data with 93 ps resolution (corresponding to one bit slot) [5]. Unlike a gated error detection technique [6,7], which suffers from only measuring the BER in a small window, this FPGA based TRBER detector allows for all received data to contribute to the TRBER, allowing for measurements to be made much more quickly [5].…”
mentioning
confidence: 99%